Interfacial Transition Regions at Germanium/Hf Oxide Based Dielectric Interfaces: Qualitative Differences Between Non-Crystalline Hf Si Oxynitride and Nanocrystalline HfO2 Gate Stacks
The contribution from a relatively low-K SiON (K {approx} 6) interfacial transition region (ITR) between Si and transition metal high-K gate dielectrics such as nanocrystalline HfO2 (K {approx} 20), and non-crystalline Hf Si oxynitride (K {approx} 10-12) places a significant limitation on equivalent oxide thickness (EOT) scaling. This limitation is equally significant for metal-oxide-semiconductor capacitors and field effect transistors, MOSCAPs and MOSFETs, respectively, fabricated on Ge substrates. This article uses a novel remote plasma processing approach to remove native Ge ITRs and bond transition metal gate dielectrics directly onto crystalline Ge substrates. Proceeding in this way we identify (i) the source of significant electron trapping at interfaces between Ge and Ge native oxide, nitride and oxynitride ITRs, and (ii) a methodology for eliminating native oxide, or nitride IRTs on Ge, and achieving direct contact between nanocrystalline HfO2 and non-crystalline high Si3N4 content Hf Si oxynitride alloys, and crystalline Ge substrates. We then combine spectroscopic studies, theory and modeling with electrical measurements to demonstrate the relative performance of qualitatively different nanocrystalline and non-crystalline gate dielectrics for MOS Ge test devices.
- Research Organization:
- Brookhaven National Lab. (BNL), Upton, NY (United States). National Synchrotron Light Source
- Sponsoring Organization:
- Doe - Office Of Science
- DOE Contract Number:
- DE-AC02-98CH10886
- OSTI ID:
- 980283
- Report Number(s):
- BNL-93201-2010-JA; TRN: US201015%%1668
- Journal Information:
- Microelectronic Engineering, Vol. 86, Issue 3
- Country of Publication:
- United States
- Language:
- English
Similar Records
Spectroscopic Studies of O-Vacancy Defects in Transition Metal Oxides
Atomic Layer Deposition of High k Dielectric and Metal Gate Stacks for MOS Devices